EEPW论坛

module my_led(rst_n,clk,keyin,ledout); input rst_n; input clk; input[3:0] keyin; output[3:0] ledout; reg[19:0] cnt; always @(posedge clk or negedge rst_n) begin if (!rst_n) cnt